


## 20W Ku-Band High Power Amplifier

### GaN Monolithic Microwave IC


#### Description

The CHA8352-99F is a two-stage GaN High Power Amplifier in the frequency band 10.7-12.75GHz. This HPA typically provides 20W of output power associated to 45% of Power Added Efficiency. The small signal gain exhibits more than 25dB. The overall power supply is of 20V/0.5A (quiescent current). This circuit is a very versatile amplifier for high performance systems. The circuit is dedicated to space applications and well suited for a wide range of microwave applications and systems. The part is developed on a robust 0.15 $\mu$ m gate length GaN on SiC HEMT process and is available as a bare die.



#### Main Features

- 10.7-12.75 GHz frequency range
- Linear Gain is 25 dB
- 43dBm Pout for +23dBm input power
- Associated PAE is more than 45% for +23dBm input power
- Associated Id is 2.2A for +23dBm input power
- DC bias: Vd=20Volts @Idq=0.5A
- Chip size 5.3x3.5x0.07mm



#### Main Electrical Characteristics

Tb.= +25°C

Symbol	Parameter	Min	Typ	Max	Unit
Freq	Frequency range	10.7		12.75	GHz
Gain	Linear Gain		25		dB
PAE	Power Added Efficiency (Pin=23 dBm)		45		%
Pout	Output Power (Pin=23 dBm)		43		dBm

**Specifications (CW mode)**

Tb.= +25°C, Vd = +20V, Idq = 500mA,

Symbol	Parameter	Min	Typ	Max	Unit
Freq	Frequency range	10.7		12.75	GHz
Gain	Linear Gain		25		dB
Pout	Output Power (Pin = 23dBm)		43		dBm
PAE	Associated Power Added Efficiency (Pin = 23dBm)		45		%
Id	Associated current (Pin = 23dBm)		2.3		A
S11	Input Return Loss		18		dB
S22	Output Return Loss		17		dB
Idq	Quiescent Current		0.5		A
Vd	Drain Voltage		20		V
Vg	Gate Voltage		-2.9		V

These values are representative of measurements done in test fixture with a bonding wire of typically 0.25 to 0.3nH.

**Recommended Operating Ratings**

Tb.= +25°C

Symbol	Parameter	Values	Unit
Vd	Drain bias voltage	20V	V
Id_stg1	1st stage drain current (North and South)	0.66	A
Id_stg2	2nd stage drain current (North and South)	2.9	A
Pin	Maximum peak input power overdrive	25	dBm
Tj	Maximum Junction temperature <sup>(1)</sup>	200	°C

<sup>(1)</sup> value provided for Tb=85°C

**Absolute Maximum Ratings <sup>(2)</sup>**

Tb.= +25°C

Symbol	Parameter	Values	Unit
Vd	Drain bias voltage	27	V
Id_stg1	1st stage drain current (North and South)	0.9	A
Id_stg2	2nd stage drain current (North and South)	3.6	A
Pin	Maximum peak input power overdrive	28	dBm

<sup>(2)</sup> Operation of this device above any one of these parameters may cause permanent damage.

**Temperature Range**

Tb	Operating temperature range (chip backside temperature reference)	-40 to +85	°C
Tstg	Storage temperature range	-55 to +150	°C

**Typical Bias Conditions**

Tb.= +25°C

Symbol	Pad N°	Parameter	Values	Unit
VG1	2, 18	Gate voltage tuned for Idq ~ 0.84A	-2.9	V
VG2	6, 14			
VD	4, 8, 12, 16	Drain Voltage	20	V

**“Power ON” sequence**

1. Bias HPA gate voltage at Vg close to Vpinch-off (example: Vg ≈ -5V).
2. Apply Vd bias voltage (Example: Vd = 20V).
3. Increase slowly Vgs up to quiescent bias drain current Ids0 (applied on the gate: 500mA).
4. Apply RF signal

**“Power OFF” sequence**

1. Turn off RF signal
2. Bias HPA gate voltage at Vg close to Vpinch-off (example: Vg ≈ -5V)
3. Set Vd to 0V.
4. Turn off Vd supply.
5. Turn off Vg supply.

## Device thermal information

The device thermal performances below are based on UMS rules to evaluate the junction temperature.


This same procedure is the basis for junction temperature evaluation of the samples used to derive the Median lifetime and activation energy for the particular technology on which the CHA8352-99F is manufactured (GaN HEMT 0.15 $\mu$ m).

The temperature  $T_{b_{chip}}$  is defined as the chip backside temperature. The thermal resistance ( $R_{th\_eq}$ ) is given for the full circuit, and assumes CW mode is given in the table.

Thermal Resistance <sup>(1)</sup>	$R_{th\_eq}$	$T_{b_{chip}} = 85^{\circ}\text{C}$ , $V_d = 20\text{V}$ , $I_{d\_drive} = 2.2\text{A}$ $P_{in} = 27\text{dBm}$ , $P_{out} = 42.5\text{dBm}$ $P_{diss} = 26.7\text{W CW}$	1.98	$^{\circ}\text{C/W}$
Junction Temperature	$T_j$		138	$^{\circ}\text{C}$
Median Life	$T_{50}$		1E07	Hrs

<sup>(1)</sup> Thermal resistance measured at the back of the chip


## Median Life Time versus Junction Temperature



**Typical Test Fixture Measurements: Small Signal Performances**


CW measurements:  $T_b = 25^\circ\text{C}$ ,  $V_d = +20\text{V}$

**Linear Gain versus Frequency**



$T_b = +25^\circ\text{C}/+85^\circ\text{C}/0^\circ\text{C}$ ,  $V_d = +20\text{V}$ ,  $I_{dq} = 500\text{mA}$  (kept constant versus temperature)


**Linear Gain versus Frequency**




## Typical Test Fixture Measurements: Small Signal Performances

CW measurements:  $T_b = +25^\circ\text{C}/+85^\circ\text{C}/0^\circ\text{C}$ ,  $V_d = +20\text{V}$ ,  $I_{dq} = 500\text{mA}$  (kept constant versus temperature)

**Input Return Loss versus Frequency**




**Output Return Loss versus Frequency**




**Typical Test Fixture Measurements: Non-linear performances**

CW measurements:  $T_b = +25^\circ\text{C}$ ,  $V_d = +20\text{V}$ ,  $I_{dq} = 500\text{mA}$

Output Power versus Frequency




Power Added Efficiency versus Frequency




## Typical Test Fixture Measurements: Non-linear performances

CW measurements:  $T_b = +25^\circ\text{C}$ ,  $V_d = +20\text{V}$ ,  $I_{dq} = 500\text{mA}$

Drain Current versus Frequency



Compression versus Frequency







**Typical Test Fixture Measurements: Non-linear performances**

CW measurements:  $T_b = +25^\circ\text{C}$ ,  $V_d = +20\text{V}$ ,  $I_{dq} = 1000\text{mA}$ ,

**Output Power versus Frequency**




**Power Added Efficiency versus Frequency**




## Typical Test Fixture Measurements: Non-linear performances

CW measurements:  $T_b = +25^\circ\text{C}$ ,  $V_d = +20\text{V}$ ,  $I_{dq} = 1000\text{mA}$

Drain Current versus Frequency




Compression versus Frequency




**Typical Test Fixture Measurements: Non-linear performances**

CW measurements:  $T_b = +85^\circ\text{C}$ ,  $V_d = +20\text{V}$ ,  $I_{dq} = 500\text{mA}$

**Output Power versus Frequency**




**Power Added Efficiency versus Frequency**




### Typical Test Fixture Measurements: Non-linear performances

CW measurements:  $T_b = +85^\circ\text{C}$ ,  $V_d = +20\text{V}$ ,  $I_{dq} = 1000\text{mA}$

Output Power versus Frequency




Power Added Efficiency versus Frequency




**Typical Test Fixture Measurements: Non-linear Performances**

CW measurements:  $T_b = 25^\circ\text{C}$ ,  $V_d = +20\text{V}$ , Pin range : -15 to 28 dBm  
 Frequency range: 10.7-12.8 GHz step 0.3 GHz



—  $I_{dq} = 500\text{mA}$  —  $I_{dq} = 1\text{A}$




—  $I_{dq} = 500\text{mA}$  —  $I_{dq} = 1\text{A}$




## Typical Test Fixture Measurements: Non-linear Performances

CW measurements:  $T_b = 25^\circ\text{C}$ ,  $V_d = +20\text{V}$ ,  $P_{in}$  range : -15 to 28 dBm  
Frequency range: 10.7-12.8 GHz step 0.3 GHz

**Pout versus Input Power**




**PAE versus Input Power**




**Typical Test Fixture Measurements: Non-linear Performances**

CW measurements:  $T_b = 25^\circ\text{C}$ ,  $V_d = +20\text{V}$ , Pin range : -15 to 28 dBm  
 Frequency range: 10.7-12.8 GHz step 0.3 GHz

**AM-AM versus Input Power**





**AM-PM versus Input Power**



## Typical Test Fixture Measurements: Non-linear Performances

CW measurements:  $T_b = 25^\circ\text{C}$ ,  $V_d = +20\text{V}$ ,  
Frequency range: 10.7-12.8 GHz step 0.3 GHz







**Typical Test Fixture Measurements: Non-linear Performances**

CW measurements:  $T_b = 25^\circ\text{C}$ ,  $V_d = +20\text{V}$   
 Frequency range: 10.7-12.8 GHz step 0.3 GHz

**AM-PM conversion versus Output Power**




**Power Added Efficiency versus Output Power**



### Typical Test Fixture Measurements: Non-linear Performances

CW measurements:  $T_b = 25^\circ\text{C}$ ,  $V_d = +20\text{V}$



Frequency range: 10.7-12.8 GHz step 0.3 GHz



**Typical Test Fixture Measurements: Non-linear Performances**

CW measurements:  $T_b = 85^\circ\text{C}$ ,  $V_d = +20\text{V}$

Frequency range: 10.7-12.8 GHz step 0.3 GHz




## Typical Test Fixture Measurements: Non-linear Performances

CW measurements:  $T_b = 85^\circ\text{C}$ ,  $V_d = +20\text{V}$


Frequency range: 10.7-12.8 GHz step 0.3 GHz

### AM-PM conversion versus Output Power



—  $I_{dq}=500\text{mA}$  —  $I_{dq}=1\text{A}$


### Power Added Efficiency versus Output Power




—  $I_{dq}=500\text{mA}$  —  $I_{dq}=1\text{A}$

**Typical Test Fixture Measurements: Non-linear Performances**CW measurements:  $T_b = 85^\circ\text{C}$ ,  $V_d = +20\text{V}$ 

Frequency range: 10.7-12.8 GHz step 0.3 GHz



## Chip Mechanical data




Chip size = 5300μm x 3500μm ±50μm  
 Chip thickness = 70μm ±10μm

Chip width and length are given with a tolerance of ±50μm  
 RF pads (1, 10) = 208 x 118μm<sup>2</sup>


DC pads (2, 3, 5, 6, 7, 9, 11, 13, 14, 15, 17, 18) = 118 x 118μm<sup>2</sup>  
 DC pads (4, 16) = 218 x 118μm<sup>2</sup>  
 DC pads (8, 12) = 318 x 118μm<sup>2</sup>

PAD Number	Name	Description
1	IN	RF input
3, 5, 7, 9, 11, 13, 15, 17	GND	Ground (Not connected)
2, 18	VG1	Gate voltage of 1 <sup>st</sup> stage
6, 14	VG2	Gate voltage of 2 <sup>nd</sup> stage
4, 16	VD1	Drain voltage of 1 <sup>st</sup> stage
8, 12	VD2	Drain voltage of 2 <sup>nd</sup> stage
10	OUT	RF output

Recommended Test Jig



## Recommended assembly plan



3 levels of decoupling capacitor have been used:

First level of capacitor is 120pF, second level is 10nF and third level is 4.7μF. Only 120pF and 10nF capacitors could be seen on the previous assembly drawing (close to the chip)

Note: Supply feed should be bypassed. 25μm diameter gold wire is to be preferred.



**Notes:**



## Recommended ESD management

Refer to the application note AN0020 available at <https://www.ums-rf.com> for ESD sensitivity and handling recommendations for the UMS products.

## Recommended environmental management

UMS products are compliant with the regulation in particular with the directives RoHS N°2011/65 and REACH N°1907/2006. More environmental data are available in the application note AN0019 also available at <https://www.ums-rf.com>.

## Recommended reflow process assembly

Refer to the application note AN0001 available at <https://www.ums-rf.com> for die attach.

## Ordering Information

Chip form:

CHA8352-99F/00

Information furnished is believed to be accurate and reliable. However **United Monolithic Semiconductors S.A.S.** assumes no responsibility for the consequences of use of such information nor for any infringement of patents or other rights of third parties which may result from its use. No license is granted by implication or otherwise under any patent or patent rights of **United Monolithic Semiconductors S.A.S.**. Specifications mentioned in this publication are subject to change without notice. This publication supersedes and replaces all information previously supplied. **United Monolithic Semiconductors S.A.S.** products are not authorised for use as critical components in life support devices or systems without express written approval from **United Monolithic Semiconductors S.A.S.**