

# 20W Power Bar GaN HEMT on SiC

# **Description**

The CHK8101a99F is a 20W Gallium Nitride High Electron Mobility Transistor.

This product offers a general purpose and broadband solution for a variety of RF power applications such as radar and telecommunication.

It is developed on a 0.5µm gate length GaN HEMT technology on SiC substrate and is compliant with the regulation in particular with the directives RoHS N°2011/65 and REACh N°1907/2006

It is proposed in a bare die form and requires an external matching circuitry.

# 215G16F: :

#### **Main Features**

- Wide band capability up to 6GHz
- Pulsed and CW operating modes
- GaN technology: High Pout & High PAE
- DC bias: V<sub>DS</sub> up to 50V
- Chip size: 1.05x1.55x0.1mm
- RoHS N°2011/65
- REACh N°1907/2006

### **Main Electrical Characteristics**

 $T_{ref}$  = +25°C, CW mode, Freq = 6GHz,  $V_{DS}$  = 50V,  $I_{DQ}$  = 100mA

Symbol	Parameter		Тур	Max	Unit
G <sub>SS</sub>	Small Signal Gain		14		dB
P <sub>SAT</sub>	Saturated Output Power		20		W
P <sub>AE</sub>	Max Power Added Efficiency		60		%
G <sub>PAE_MAX</sub>	Associated Gain at Max PAE		10		dB

These values are deduced from elementary power cell performances.

Ref.: DSCHK8101a9078 - 19 Mar 19

Specifications subject to change without notice

# **Recommended Operating Ratings (ROR)**

 $T_{ref} = +25^{\circ}C$ 

Symbol	Parameter	Min	Тур	Max	Unit	Conditions
$V_{DS}$	Drain to Source Voltage			50	V	
$V_{GS}$	Gate to Source Voltage		-1.9		V	$V_{DS} = 50V, I_{D_Q} = 100mA$
$I_{D_Q}$	Quiescent Drain Current		0.1	0.32	Α	$V_{DS} = 50V$
I <sub>D_MAX</sub>	Drain Current		0.64	(1)	Α	V <sub>DS</sub> = 50V, compressed mode
I <sub>G_MAX</sub>	Gate Current in forward mode		0	16	mA	DC or Compressed mode
$T_{j\_MAX}$	Junction temperature (1)			200	°C	

<sup>(1)</sup> T<sub>ref</sub> (back side temperature) and power dissipation must be considered.

## **DC Characteristics**

Tref= +25°C

Symbol	Parameter	Min	Тур	Max	Unit	Conditions
$V_P$	Pinch-Off Voltage	-2.7	-2	-1.5	V	$V_{DS} = 10V,$ $I_{DS} = I_{DSS}/100$
I <sub>D_SAT</sub>	Saturated Drain Current (1)		2.4		Α	$V_{DS} = 10V, V_{GS} = 1V$
I <sub>G_leak</sub>	Gate Leakage Current	-0.4			mA	$V_{DS} = 50V, V_{GS} = -7V$
V <sub>BDS</sub>	Drain-Source Break-down Voltage		180		V	$V_{GS} = -7V, I_{DS} = 20mA$

<sup>(1)</sup> For information, limited by I<sub>D\_MAX</sub> and T<sub>i\_MAX</sub>, see on ROR & AMR.

# **RF Characteristics**

 $T_{ref}$  = +25°C, CW mode, Freq = 6GHz,  $V_{DS}$  = 50V,  $I_{DQ}$  = 100mA

Symbol	Parameter	Min	Тур	Max	Unit	Conditions
G <sub>SS</sub>	Small Signal Gain		14		dB	
P <sub>SAT</sub>	Saturated Output Power		20		W	
P <sub>AE</sub>	Max Power Added Efficiency		60		%	
G <sub>PAE_MAX</sub>	Associated Gain at Max PAE		10		dB	

These values are deduced from elementary power cell performances.



# **Absolute Maximum Ratings (AMR)**

Tref =  $+25^{\circ}$ C (1) (2) (3)

Symbol	Parameter	Rating	Unit	Note
$V_{DS_Q}$	Drain-Source Biasing Voltage	60	V	
$V_{GS_Q}$	Gate-Source Biasing Voltage	-10, +2	V	(4), (5)
$I_{G\_MAX}$	Maximum Gate Current in forward mode	32	mA	
I <sub>G_MIN</sub>	Maximum Gate Current in reverse mode	-2	mA	
I <sub>D_MAX</sub>	Maximum Drain Current	See note		(4)
P <sub>IN</sub>	Maximum Input Power	See note		(5)
T <sub>jmax</sub>	Maximum Junction Temperature	230	°C	
T <sub>STG</sub>	Storage Temperature	-55 to +150	°C	
T <sub>ref</sub>	Back Side Operating Temperature	See note	°C	(4)

<sup>(1)</sup> Operation of this device above anyone of these parameters may cause permanent damage.

# Biasing procedure

- 1. Bias power bar gate voltage at  $V_{GS}$  close to  $V_p$  (Typically:  $V_{GS} \approx$  -5V)
- 2. Apply  $V_{DS}$  bias voltage (Typically:  $V_{DS} = 50V$ )
- 3. Increase V<sub>GS</sub> up to quiescent bias drain current I<sub>D Q</sub>

The quiescent current steady state must be carefully controlled as it is influenced by the operating mode, the temperature and the overall thermal resistance.

A drain current control is recommended on the biasing network.



<sup>(2)</sup> Duration < 1s.

<sup>(3)</sup> The given values must not be exceeded at the same time even momentarily for any parameter, since each parameter is independent from each other, otherwise deterioration or destruction of the device may take place.

<sup>(4)</sup> Max junction temperature must be considered.

 $<sup>^{(5)}</sup>$  Linked to and limited by  $I_{G\_MAX}$  &  $I_{G\_MIN}$  values. Maximum input power depends on frequency and should not exceed 2dB above PAE\_max.

# **Device thermal information**

The thermal performances of the device are based on UMS rules to evaluate the junction temperature (Tj). This temperature is defined as the peak temperature in the channel area.

This same procedure is the basis for junction temperature evaluation of the samples used to derive the Median lifetime and activation energy for the particular technology on which the CHK8101a99F is fabricated (GaN Power HEMT 0.5µm).

The temperature Tb is defined as the chip back side temperature

The thermal resistance (Rth) is given for the full power bar, in "equivalent" CW operating mode and in two different configurations as given in the table. The device assembly must be adapted to the operating mode. Thermal analysis is recommended. More information is available on request.


Parameters Symbol		Conditions	Value	Unit
Typical Thermal Resistance	Rth	Bare die characteristic Tb = 100°C	3.3	°C/W
Junction Temperature	Tj	Pdiss = 16W CW	153	°C

The back side temperature (Tb) is considered uniform on all the surface

Typical Thermal Resistance	Rth	Bare die on carrier characteristic Tc = 85°C	5.9	°C/W
Junction Temperature	Tj	Pdiss = 16W CW	180	°C

The reference temperature (Tc) is defined on the carrier back side. The power bar is mounted on carrier plate (20µm Au/Sn soldering + 1.5mm Cu/Mo/Cu).

#### **Median Life Time versus Junction Temperature**




UMS

# **Power Bar Description**


The CHK8101a99F is composed of 2 elementary 10W cells. These cells are connected together with a specific network providing a good compromise between performances and stability (resistance between gates and short circuit on drains). The reference planes are on the center of the bonding pads.

A multiport non-linear model is available on request.



# **Elementary Cell Maximum Gain & Stability Characteristics**


 $T_{ref}$  = +25°C,  $V_{DS}$  = +50V,  $I_{D_{-}Q}$  = 50mA, simulated results





# **Elementary Cell Load Pull Performances**

 $T_{ref}$  = +25°C,  $V_{DS}$  = +50V,  $I_{D_{-}Q}$  = 50mA, simulated results



The impedances are chosen as a compromise between Output Power, PAE and Stability of the device. Second harmonic of output load and input load has been tuned.

These values are given in the bonding pads reference plane.


Frequency (GHz)	Zs	ZI	Gain (dB) @PAE <sub>max</sub>	PAE <sub>max</sub> (%)	Pout (W) @PAE <sub>max</sub>
1	7.9+ j28.4	48+ j60	20.4	79	13.8
2	3.7+ j14.2	32.8+ j65.1	19.6	79	14.5
3	2.3+ j8.6	15.1+ j44.6	17.7	77	14.5
4	1.87+ j5.5	9.4+ j30	16.4	71	13.7
5	1.5+ j3.9	6+ j23.5	15.2	65.5	13.3
6	1.49+ j2.3	4.37+ j18.6	13.2	60.4	13.3

# Comparison Simulation versus Measurement of Elementary Cell Load Pull Performances

 $T_{ref}$  = +25°C,  $V_{GS}$  pulsed mode 10 $\mu s$  - 10%, RF Pulsed width: 8 $\mu s$  (inside  $V_{GS}$  pulsed), Freq = 3GHz,  $V_{DS}$  = 50V,  $I_{D\_Q}$  = 25mA/mm (Class AB)

- ZloadH2 = ZloadH3 = 50Ω
- Zsource matched for maximum gain
- On wafer measurement
- Measurement are given in the transistor plan at 5dB of compression
- Simulation in CW conditions


PAE(%), Output Power (dBm) and transducer gain (dB) vs the load impedance



Measurements are represented by multicolour dots and model by black contours.



# **Mechanical data**



UNITS:  $\mu$ m
Tol:  $\pm 50 \mu$ m

Chip thickness:  $100\mu m$  +/-  $10~\mu m$ 

GND pads  $(3, 8) = 266x236\mu m^2$ 

GND pads  $(1, 5) = 171x236\mu m^2$ 

GND pads  $(6, 10) = 171x139\mu m^2$ 

DC Gate pads  $(2, 4) = 212 \times 150 \mu m^2$ 

DC Drain pads  $(7, 9) = 212 \times 150 \mu m^2$ 

20W Power Bar

# CHK8101a99F

**Notes** 



### **Qualification domain**

This part is qualified according to UMS standards, excluding humid environment.

# User guide for MMIC storage, pick & place, die attach, wire bonding

Refer to the application note AN0001 available at <a href="http://www.ums-gaas.com">http://www.ums-gaas.com</a> for general recommendations on chip handling.

# Recommended environmental management

UMS products are compliant with the regulation in particular with the directives RoHS N°2011/65 and REACh N°1907/2006. More environmental data are available in the application note AN0019 also available at <a href="http://www.ums-gaas.com">http://www.ums-gaas.com</a>.

# **Recommended ESD management**

Refer to the application note AN0020 available at <a href="http://www.ums-gaas.com">http://www.ums-gaas.com</a> for ESD sensitivity and handling recommendations for the UMS products.

# **User guide GaN Power Bars Assembly guide lines**

Refer to the application note AN0026 available at <a href="http://www.ums-gaas.com">http://www.ums-gaas.com</a> for general recommendations on GaN-on-SiC Transistor handling and assembly.

# **Ordering Information**

Chip form: CHK8101a99F/00

Information furnished is believed to be accurate and reliable. However **United Monolithic Semiconductors S.A.S.** assumes no responsibility for the consequences of use of such information nor for any infringement of patents or other rights of third parties which may result from its use. No license is granted by implication or otherwise under any patent or patent rights of **United Monolithic Semiconductors S.A.S.**. Specifications mentioned in this publication are subject to change without notice. This publication supersedes and replaces all information previously supplied. **United Monolithic Semiconductors S.A.S.** products are not authorised for use as critical components in life support devices or systems without express written approval from **United Monolithic Semiconductors S.A.S.** 

Specifications subject to change without notice

