

6.25-8.25GHz Frequency Multiplier


GaAs Monolithic Microwave IC in SMD leadless package

Description

The CHX2193-FAB is a 6.25-8.25GHz frequency doubler designed for a wide range of applications, from military to commercial communication systems.


It is proposed in leadless surface mount hermetic metal ceramic 6x6mm² package. The circuit is manufactured with a pHEMT process, 0.25µm gate length, via holes through the substrate, air bridges and electron beam gate lithography.

It is supplied in RoHS compliant SMD package.



Main Features

- Broadband performances: 6.25-8.25GHz
- 14dBm output power for 10dBm input power
- DC power consumption: 60mA @ 3.5V (with RF)
- 6x6mm² hermetic metal ceramic package



Main Electrical Characteristics

T_{amb.} = +25°C

Symbol	Parameter	Min	Typ	Max	Unit
F _{in}	Input frequency range	6.25		8.25	GHz
F _{out}	Output frequency range	12.5		16.5	dB
P _{in}	Input power		10		dBm
P _{out}	Output power for 10dBm input power	10	14	16	dBm

ESD Protection: Electrostatic discharge sensitive device. Observe handling precautions!

Electrical Characteristics

Tamb.= +25°C, V_{g1} = -0.9V, V_{g2} adjusted for I_d = 60mA under RF, P_{in}=+10dBm

Symbol	Parameter	Min	Typ	Max	Unit
F _{in}	Input frequency range	6.25		8.25	GHz
F _{out}	Output frequency range	12.5		16.5	GHz
P _{in}	Input power		10		dBm
P _{out@2Fin}	Output power	10	14	16	dBm
Rej_H1	Fundamental rejection		30		dBc
VSWR _{in}	Input VSWR		2.5:1		
VSWR _{out}	Output VSWR		2.5:1		
V _d	Drain bias voltage		3.5		
I _d	Bias current		60		mA

These values are representative of onboard measurements as defined on the drawing in paragraph "Evaluation board description".

Performances are provided in the package reference planes.

Absolute Maximum Ratings ⁽¹⁾

Tamb.= +25°C

Symbol	Parameter	Values	Unit
V _d	Drain bias voltage	4	V
I _d	Drain bias current	150	mA
V _g	Gate bias voltage	-2 to +0.4	V
T _j	Junction temperature	175	°C
P _{in}	Input power	14	dBm

⁽¹⁾ Operation of this device above any one of these parameters may cause permanent damage.**Temperature Range**

T _a	Operating temperature range	-40 to +85	°C
T _{stg}	Storage temperature range	-50 to +150	°C

Typical Bias Conditions

Tamb.= +25°C

Symbol	Pad N°	Parameter	Values	Unit
V _d	12	Drain bias voltage	+3.5	V
V _{g1}	14	Gate bias voltage 1	-0.9	V
V _{g2}	12	Gate bias voltage 2	-0.25 typ.	V

Device thermal performances

All the figures given in this section are obtained assuming that the packaged device is only cooled down by conduction through the package thermal pad (no convection mode considered).

The temperature is monitored at the package back-side interface (Tcase).


The system maximum temperature must be adjusted in order to guarantee that Tjunction remains below the maximum value specified in the Absolute Maximum Ratings table.

So, the system PCB must be designed to comply with these requirements.

Parameter	Biasing conditions	Tjunction (°C)	RTH (°C/W)	T50 (hours)
R _{TH} ⁽¹⁾ Thermal Resistance (Junction to Case)	V _d = 3.5V, V _{g1} = -0.9V ⁽²⁾ Pin = 7dBm Pdiss = 186mW	125	214.5	9.0E+08
R _{TH} ⁽¹⁾ Thermal Resistance (Junction to Case)	V _d = 3.5V, V _{g1} = -0.9V ⁽²⁾ Pin = 10dBm Pdiss = 190mW	120	185	1.5E+09
R _{TH} ⁽¹⁾ Thermal Resistance (Junction to Case)	V _d = 3.3V, V _{g1} = -0.9V ⁽²⁾ Pin = 7dBm Pdiss = 180mW	122	206	1.5E+10
R _{TH} ⁽¹⁾ Thermal Resistance (Junction to Case)	V _d = 3.3V, V _{g1} = -0.9V ⁽²⁾ Pin = 10dBm Pdiss = 181mW	117.5	179.5	2.0E+09

⁽¹⁾ Assuming 85°C Tcase


⁽²⁾ V_{g2} set to get Idq = 60mA at 85°C Tcase




Typical Board Measurements

$T_{case} = +25^{\circ}C$, $V_d = +3.5V$, $V_{g1} = -0.9V$, V_{g2} adjusted for $I_d = 60mA$ under RF, $P_{in} = +10dBm$

Output Power @ F_{in} and $2F_{in}$ versus Input Frequency




Output Power @ $3F_{in}$ and $4F_{in}$ versus Input Frequency




Typical Board Measurements

$V_d = +3.5V$, $V_{g1} = -0.9V$, V_{g2} adjusted for $I_d = 60mA$ under RF

Output Power @ $2F_{in}$ versus Input Power
 ($F_{in} = 6.5GHz / 7GHz / 7.5GHz / 8GHz$; $T_{case} = +25^\circ C$)





Output Power @ $2F_{in}$ versus Input Frequency
 ($T_{case} = -40^\circ C / 25^\circ C / 85^\circ C$; $P_{in} = +10dBm$)




Typical Board Measurements

$V_d = +3.5V$, $V_{g1} = -0.9V$, V_{g2} adjusted for $I_d = 60mA$ under RF, $P_{in} = +10dBm$



Package outline ⁽¹⁾




Dimensions in mm

It is strongly recommended to ground all pins marked "GND" through the PCB board. Ensure that the PCB board is designed to provide the best possible ground to the package.

⁽¹⁾ The package outline drawing included in this data-sheet is given for indication. Refer to the application note AN0024 (<http://www.ums-gaas.com>) for exact package dimensions.

Definition of the Power measurements reference planes

The reference planes used for S_{ij} measurements given above are symmetrical from the symmetrical axis of the package (see drawing beside). The input and output reference planes are located at 3.39mm offset (input wise and output wise respectively) from this axis. Then, the given S_{ij} parameters incorporate the land pattern of the evaluation motherboard recommended in paragraph "Evaluation board description".




Package Information

Parameter	Value
Package body material	RoHS-compliant
Lead finish	Gold
Hermetic sealing (fine leak compliant Mil-Std-883 Method 1014.10 Condition A4, tracer gas He at 1atm)	1×10^{-8} ccHe/s/atm

Evaluation board description

- Compatible with the proposed footprint.
- Based on typically Ro4003 / 8mils or equivalent.
- Using a micro-strip to coplanar transition to access the package.
- Recommended for the implementation of this product on a module board.
- Decoupling capacitors of 10nF are recommended on each DC access (Vg1 / Vg2 / Vd).



Note: All board measurements are performed using shielded cables, even for DC bias, to ensure safe operation.

Notes



SMD mounting procedure

For the mounting process standard techniques involving solder paste and a suitable reflow process can be used. For further details, see application note AN0017 available at <http://www.ums-gaas.com>.

Recommended environmental management

UMS products are compliant with the regulation in particular with the directives RoHS N°2011/65 and REACH N°1907/2006. More environmental data are available in the application note AN0019 also available at <http://www.ums-gaas.com>.

Recommended ESD management

Refer to the application note AN0020 available at <http://www.ums-gaas.com> for ESD sensitivity and handling recommendations for the UMS package products.

FAB Type Surface Mount Hermetic Package

Refer to the application note AN0024 available at <http://www.ums-gaas.com> for assembly recommendations for the UMS FAB package products.

Ordering Information

Leadless hermetic package:

CHX2193-FAB/XY

Waffle pack: XY = 24

Information furnished is believed to be accurate and reliable. However **United Monolithic Semiconductors S.A.S.** assumes no responsibility for the consequences of use of such information nor for any infringement of patents or other rights of third parties which may result from its use. No license is granted by implication or otherwise under any patent or patent rights of **United Monolithic Semiconductors S.A.S.**. Specifications mentioned in this publication are subject to change without notice. This publication supersedes and replaces all information previously supplied. **United Monolithic Semiconductors S.A.S.** products are not authorised for use as critical components in life support devices or systems without express written approval from **United Monolithic Semiconductors S.A.S.**