


## 24.25-30.5GHz RF Front-End

### GaN & GaAs Monolithic Microwave IC SMD leadless package

#### Description

The CHC6054-QQA is a high power front end (HPFE) incorporating transmit and receive paths and a T/R switch for telecom radio systems, operating in the 24.25-30.5GHz frequency range. It typically exhibits an Rx gain of 18dB with a low noise figure of 3.2dB, and a Tx gain of 28dB with 31dBm saturated output power. It features high linearity with an ACPR of 36dBc @23dBm average Pout. It is realized on mixed technologies 150nm Gallium Nitride on Silicon Carbide (AlGaN/GaN on SiC) and 150nm Gallium Arsenide (GaAs) and provided in a cost effective plastic QFN 4x5 mm<sup>2</sup> package.




#### Main Features

- Frequency Range : 24.25-30.5GHz
- Tx Gain = 28dB
- Rx Gain = 18dB
- Tx Output Psat: 31dBm (@5dB gain comp)
- Rx Input P1dB: -7dBm
- EVM < 3.5% at CS = 56MHz or 112MHz, 4/16/64/128/256 and 1024QAM
- 28L-QFN 4x5mm // MSL3

#### Error Vector Magnitude (%) versus Output Power

Channel Spacing=56MHz  
256 QAM modulation without DPD



#### Main Electrical Characteristics

Tamb.= +25°C

Symbol	Parameter	Min	Typ	Max	Unit
Freq	Frequency range	24.25		30.5	GHz
Tx Gain	Linear Gain		28		dB
Tx Psat	Output power at 5dB gain compression		31		dBm
Rx Gain	Linear Gain		18		dBm

**Electrical Characteristics – TX Mode**

T<sub>amb.</sub>= +25°C, V<sub>d12</sub> = 25V, V<sub>g12</sub> set in order to get I<sub>d12</sub> = 40mA

<b>Symbol</b>	<b>Parameter</b>	<b>Min</b>	<b>Typ</b>	<b>Max</b>	<b>Unit</b>
Freq	Frequency range	24.25		30.5	GHz
Gain	Linear Gain		28		dB
RL <sub>in</sub>	Input return loss		12		dB
RL <sub>out</sub>	Output return loss		10		dB
P <sub>diss.</sub>	Dissipated Power at P <sub>out</sub> ≈ 23dBm		3		W
P <sub>5dB</sub>	Output power at 5dB gain compression		31		dBm

These values are representative of measurements performed on evaluation board (see « Evaluation Board » section)

**Electrical Characteristics – RX Mode**

T<sub>amb.</sub>= +25°C, V<sub>dL</sub> = V<sub>g1L</sub> = 4V @ I<sub>dL</sub> = 60mA

<b>Symbol</b>	<b>Parameter</b>	<b>Min</b>	<b>Typ</b>	<b>Max</b>	<b>Unit</b>
Freq	Frequency range	24.25		30.5	GHz
Gain	Linear Gain		18		dB
NF	Noise Figure		3.25		dB
RL <sub>in</sub>	Input return loss		12		dB
RL <sub>out</sub>	Output return loss		17		dB
P1dB	Input power at 1dB gain comp		-7		dBm

These values are representative of measurements performed on evaluation board (see « Evaluation Board » section)

## Typical Bias Conditions

<b>Symbol</b>	<b>Parameter</b>	<b>Tx mode</b>	<b>Rx mode</b>	<b>Unit</b>
SW	Switch control voltage	0	20	V
$V_{g1L}$	LNA 1 <sup>st</sup> stage gate voltage	0	4	V
$V_{dL}$	LNA drain voltage	0	4	V
$V_{g1d}$	Driver 1 <sup>st</sup> stage gate voltage	4	0	V
$V_{d1d}$	Driver 1 <sup>st</sup> stage drain voltage	4	0	V
$V_{g2d}$	Driver 2 <sup>nd</sup> stage gate voltage	4	0	V
$V_{d2d}$	Driver 2 <sup>nd</sup> stage drain voltage	4	0	V
$V_{g12}$	HPA gate voltage (quiescent biasing)	-3.1	0	V
$V_{d12}$	HPA drain voltage	25	0	V
$I_s$	DC Switch control current Max. Switch control current vs. Pin max.	0 1	0 1	mA
$I_{gL}$	DC LNA gate current (quiescent biasing) Max. Driver gate current vs. Pin max.	0 0	8 8	mA
$I_{dL}$	DC LNA drain current (quiescent biasing) Max. Driver drain current vs. Pin max.	0 0	60 70	mA
$I_{gd}$	DC Driver gate current (quiescent biasing) Max. Driver gate current vs. Pin max.	5 5	0 0	mA
$I_{dd}$	DC Driver drain current (quiescent biasing) Max. Driver drain current vs. Pin max.	130 175	0 0	mA
$I_{g12}$	DC HPA gate current (quiescent biasing) Max. HPA gate current vs. Pin max.	0.001 0.1	0 0	mA
$I_{d12}$	DC HPA drain current (quiescent biasing) Max. HPA drain current vs. Pin max.	40 500	0 0	mA

**Absolute Maximum Ratings – TX Mode <sup>(1)</sup>**

Tamb.= +25°C

Symbol	Parameter	Value	Unit
V <sub>d12</sub>	HPA Drain bias voltage	27	V
V <sub>g12</sub>	HPA Gate bias voltage range	-7 to -2	V
I <sub>d12</sub>	HPA drain current at saturated power	700	mA
V <sub>d1d</sub> / V <sub>d2d</sub>	Driver 1 <sup>st</sup> /2 <sup>nd</sup> stage drain voltage	4.5	V
V <sub>g1d</sub> / V <sub>g2d</sub>	Driver 1 <sup>st</sup> /2 <sup>nd</sup> stage gate voltage	4.5	V
I <sub>dd</sub>	Driver drain current at saturated power	200	mA
SW	Switch Control voltage	0	V
P <sub>in</sub>	Maximum Input power	+10	dBm
T <sub>c</sub>	Operating temperature range	-40 to +95	°C
T <sub>stg</sub>	Storage temperature range	-55 to +125	°C

<sup>(1)</sup> Operation of this device beyond any of these limits may cause permanent damage.**Absolute Maximum Ratings – RX Mode <sup>(2)</sup>**

Tamb.= +25°C

Symbol	Parameter	Value	Unit
V <sub>dL</sub>	Drain voltage	4.5	V
V <sub>g1L</sub>	Gate voltage	4.5	V
I <sub>dL</sub>	LNA drain current at saturated power	100	mA
SW	Switch Control voltage	20	V
P <sub>in</sub>	Maximum Input power	-3	dBm
T <sub>c</sub>	Operating temperature range	-40 to +95	°C
T <sub>stg</sub>	Storage temperature range	-55 to +150	°C

<sup>(2)</sup> Operation of this device beyond any of these limits may cause permanent damage.

**Recommended Operating Parameters – TX Mode (3)**

Tamb.= +25°C

Symbol	Parameter	Value	Unit
V <sub>d12</sub>	HPA Drain bias voltage	18 to 25	V
V <sub>g12</sub>	HPA Gate bias voltage (quiescent biasing)	-3.1	V
I <sub>d12</sub>	HPA drain quiescent bias current	40	mA
V <sub>d1d</sub> / V <sub>d2d</sub>	Driver 1 <sup>st</sup> /2 <sup>nd</sup> stage drain voltage	4	V
V <sub>g1d</sub> / V <sub>g2d</sub>	Driver 1 <sup>st</sup> /2 <sup>nd</sup> stage gate voltage	4	V
I <sub>dd</sub>	Driver drain quiescent bias current	130	mA
SW	Switch Control voltage	0	V
T <sub>rise</sub>	Switch Rise Time	15	nS
T <sub>fall</sub>	Switch Fall Time	11	nS
P <sub>in</sub>	Maximum Input power	+8	dBm

(3) Electrical performances are defined for specified test conditions and are not guaranteed over all recommended operation conditions

**Recommended Operating Parameters – RX Mode (4)**

Tamb.= +25°C

Symbol	Parameter	Value	Unit
V <sub>d12</sub>	HPA Drain bias voltage	18 to 25	V
V <sub>g12</sub>	HPA Gate bias voltage	-5.0	V
V <sub>dL</sub>	Drain bias voltage	4	V
V <sub>g1L</sub>	Gate bias voltage	4	V
I <sub>dL</sub>	LNA drain quiescent bias current	60	mA
SW	Switch Control voltage	20	V
T <sub>rise</sub>	Switch Rise Time	25	nS
T <sub>fall</sub>	Switch Fall Time	15	nS
P <sub>in</sub>	Maximum Input power	-3	dBm

(4) Electrical performances are defined for specified test conditions and are not guaranteed over all recommended operation conditions

**Temperature Ranges**

T <sub>c</sub>	Operating temperature range (QFN backside)	-40 to +85	°C
T <sub>stg</sub>	Storage temperature range	-55 to +150	°C

## Device thermal information / TX Mode

The device thermal parameters below are based on UMS rules to evaluate the junction temperature.

This same procedure is the basis for junction temperature evaluation of the samples used to derive the median lifetime and activation energy for the particular technology on which the CHC6054-QQA Tx Mode is manufactured (GaN HEMT 0.15µm).

The temperature  $T_{\text{case}}$  is defined at the package back-side interface.


The system's maximum temperature must be adjusted in order to guarantee that  $T_{\text{junction}}$  remains below the maximum value specified in the Absolute Maximum Rating table.

The PCB must be designed to meet this requirement.

Parameter	Biassing conditions	$T_{\text{junction}}$ (°C)	$R_{\text{TH}}$ (°C/W)	$T_{50}$ (hours)
$R_{\text{TH}}^{(1)}$ Thermal Resistance (Junction to Case)	$V_d = 25V$ $I_d = 40mA$ $P_{\text{diss}} = 3.5W$	139	13.9	1.0E7

<sup>(1)</sup> Assuming 85°C  $T_{\text{case}}$

## Median Life time versus Junction Temperature



## Device thermal information / RX Mode

The device thermal parameters below are based on UMS rules to evaluate the junction temperature.

This same procedure is the basis for junction temperature evaluation of the samples used to derive the median lifetime and activation energy for the particular technology on which the CHC6054-QQA Rx Mode is manufactured (GaAs HEMT 0.15µm).

The temperature  $T_{case}$  is defined as the package back-side interface.


The system's maximum temperature must be adjusted in order to guarantee that  $T_{junction}$  remains below the maximum value specified in the Absolute Maximum Rating table.

The PCB must be designed to meet this requirement.

Parameter	Biasing conditions	$T_{junction}$ (°C)	$R_{TH}$ ( °C.mm/W)	$T_{50}$ ( hours)
$R_{TH}$ <sup>(1)</sup> Thermal Resistance (Junction to Case)	$V_d = 4V$ $I_d = 60mA$ $P_{diss.} = 0.24W$	103	79	3.6E11

<sup>(1)</sup> Assuming 85°C  $T_{case}$

## Median Life Time versus Junction Temperature



## Biasing Procedure

### Mode 1 – Tx mode

Device Power Up sequence:

#### HPA & Switch

1. Ground the device:  $I_{D12} = 0A$
2. Set  $V_{g12}$  to -5.0V:  $I_{D12} = 0A$
3. Set  $V_{d12}$  to 0V (*pinch off test*) :  $I_{d12} = 0A$
4. Set  $V_{d12}$  to 25V (*nominal bias voltage*) :  $I_{d12} = 0A$
5. Set SW to 0V

#### Driver

1. Set  $V_{g1d}$  &  $V_{d1d}$  &  $V_{g2d}$  &  $V_{d2d}$  to 0V (*pinch off test*):  $I_{dd} = 0A$  /  $I_{gd} = 0A$
2. Set  $V_{g1d}$  &  $V_{d1d}$  &  $V_{g2d}$  &  $V_{d2d}$  to 4V (*nominal bias voltage*):  $I_{dd} = 130mA$  /  $I_{gd} = 8mA$   
*To avoid damaging the device, make sure the bias is applied at all 4 biasing points at the same time. Alternatively, drain biasing may be applied first and, then slowly increase  $V_{g1d}$  &  $V_{g2d}$  up to 4V*
3. Increase  $V_{g12}$  until the quiescent bias drain current  $I_{D12} = 40mA$  is reached
4. Apply RF input signal

Device Power Down sequence:

1. Remove RF input signal
2. Lower  $V_{g12}$  down to -5.0V
3. Decrease  $V_{g1d}$  &  $V_{d1d}$  &  $V_{g2d}$  &  $V_{d2d}$  down to 0V  
*To avoid damaging the device, make sure the bias is applied at all 4 biasing points at the same time. Alternatively, drain biasing may be applied first and, then slowly decrease  $V_{g1d}$  &  $V_{g2d}$  down to 0V*
4. Remove SW
5. Decrease  $V_{d12}$  down to 0V

## Biasing procedure

### Mode 2 – Rx mode

Device Power Up sequence:

#### HPA & Switch

1. Ground the device
2. Set SW to 20V
3. Set  $V_{g12}$  to -5V:  $I_{d12} = 0A$   
 $V_{d12} = 25V$

#### LNA

1. Set  $V_{g1L}$  &  $V_{dL}$  to 0V (*pinch off test*)
2. Set  $V_{g1L}$  &  $V_{dL}$  to 4V (*nominal bias voltage*)  
*To avoid damaging the device, make sure the bias is applied at both biasing points at the same time. Alternatively, drain biasing  $V_{dL}$  may be applied first and, then slowly increase  $V_{g1L}$  up to 4V*
3. Apply RF input signal

Device Power Down sequence:

1. Remove RF input signal
2. Decrease  $V_{g1L}$  &  $V_{dL}$  down to 0V  
*To avoid damaging the device, make sure the bias is applied at both biasing points at the same time. Alternatively, drain biasing  $V_{dL}$  may be applied first and, then slowly decrease  $V_{g1L}$  down to 0V*
3. Remove SW

Notes:

The testing may begin with either Mode 1 or Mode 2.

In order to minimize DC power consumption, be sure to

- in Mode 2 / Rx mode use:

set HPA  $V_{g12}$  to -5V, decrease  $V_{d12}$  to 0V and set  $V_{g12}$  to 0V  
 set Driver  $V_{g1d}$  &  $V_{d1d}$  &  $V_{g2d}$  &  $V_{d2d}$  to 0V

- in Mode 1 / Tx mode use:

set LNA  $V_{g1L}$  &  $V_{dL}$  to 0V


CHC6054-QQA device may operate in only one mode at a given instance.

## Typical Board Measurements

The performance reported here was measured on the evaluation board at Tamb.= +25°C  
 Board losses are de-embedded, such that the reported results are for the IC package terminals


### Gain & Return Losses versus Frequency – TX Mode

$V_{d12} = +25V$ ,  $V_{g12}$  set in order to get  $I_{d12} = 40mA$   
 $SW = 0V$ ,  $V_{g1L} = V_{dL} = 0V$ ,  $V_{g1d}$  &  $V_{d1d}$  &  $V_{g2d}$  &  $V_{d2d} = 4V$



### Gain & Return Losses versus Frequency – RX Mode

$V_{d12} = +25V$ ,  $V_{g12} = -5V$  in order to get  $I_{d12} = 0mA$   
 $SW = 20V$ ,  $V_{g1L} = V_{dL} = 4V$ ,  $V_{g1d}$  &  $V_{d1d}$  &  $V_{g2d}$  &  $V_{d2d} = 0V$




## Typical Board Measurements – TX MODE

Tamb.= +25°C, SW = 0V, V<sub>d12</sub> = 25V, V<sub>g12</sub> set in order to get I<sub>d12</sub> = 40mA


V<sub>g1d</sub> & V<sub>d1d</sub> & V<sub>g2d</sub> & V<sub>d2d</sub> = 4V, V<sub>g1L</sub> = V<sub>dL</sub> = 0V

Board losses are de-embedded, such that the reported results are for the IC package terminals


**Gain versus Frequency in Temperature**



**Input Return Losses versus Frequency in Temperature**




**Output Return Losses versus Frequency In Temperature**




## Typical Board Measurements – TX MODE

Tamb.= +25°C, SW = 0V, V<sub>d12</sub> = 25V, V<sub>g12</sub> set in order to get I<sub>d12</sub> = 40mA  
 V<sub>g1d</sub> & V<sub>d1d</sub> & V<sub>g2d</sub> & V<sub>d2d</sub> = 4V, V<sub>g1L</sub> = V<sub>dL</sub> = 0V  
 Board losses are de-embedded, such that the reported results are for the IC package terminals


**Output Power & PAE versus Frequency**



**Gain Amplitude versus Output Power**



**Gain Phase versus Output Power**




## Typical Board Measurements – TX MODE


Tamb.= +25°C, SW = 0V, V<sub>d12</sub> = 25V, V<sub>g12</sub> set in order to get I<sub>d12</sub> = 40mA

V<sub>g1d</sub> & V<sub>d1d</sub> & V<sub>g2d</sub> & V<sub>d2d</sub> = 4V, V<sub>g1L</sub> = V<sub>dL</sub> = 0V


Board losses are de-embedded, such that the reported results are for the IC package terminals



**DC Power Consumption  
versus Output Power**



**Dissipated Power  
versus Output Power**






## Typical Board Measurements – TX MODE

SW = 0V,  $V_{d12} = 25V$ ,  $V_{g12}$  set in order to get  $I_{d12} = 40mA$

$V_{g1d} & V_{d1d} & V_{g2d} & V_{d2d} = 4V$ ,  $V_{g1L} = V_{dL} = 0V$

Board losses are de-embedded, such that the reported results are for the IC package terminals




## Typical Board Measurements – TX MODE


Tamb.= +25°C, SW = 0V, V<sub>d12</sub> = 25V, V<sub>g12</sub> set in order to get I<sub>d12</sub> = 40mA

V<sub>g1d</sub> & V<sub>d1d</sub> & V<sub>g2d</sub> & V<sub>d2d</sub> = 4V, V<sub>g1L</sub> = V<sub>dL</sub> = 0V ; QAM Modulation **without DPD**


Board losses are de-embedded, such that the reported results are for the IC package terminals



**Error Vector Magnitude (%) versus  
Output Power @24.25GHz  
Channel Spacing =112MHz**



**Error Vector Magnitude (%) versus  
Output Power @28.35GHz  
Channel Spacing =112MHz**



## Typical Board Measurements – TX MODE


Tamb.= +25°C, SW = 0V, V<sub>d12</sub> = 25V, V<sub>g12</sub> set in order to get I<sub>d12</sub> = 40mA

V<sub>g1d</sub> & V<sub>d1d</sub> & V<sub>g2d</sub> & V<sub>d2d</sub> = 4V, V<sub>g1L</sub> = V<sub>dL</sub> = 0V ; QAM Modulation **without DPD**

Board losses are de-embedded, such that the reported results are for the IC package terminals


**ACPR versus Output Power and RF Frequency**

Channel Spacing =56MHz, 4QAM



**ACPR versus Output Power and RF Frequency**

Channel Spacing = 112MHz, 64QAM




## Typical Board Measurements – RX MODE

$SW = +20V$ ,  $V_{d12} = 25V$ ,  $V_{g12} = -5V$  in order to get  $I_{d12} = 0mA$


$V_{g1d}$  &  $V_{d1d}$  &  $V_{g2d}$  &  $V_{d2d} = 0V$ ,  $V_{g1L} = V_{dL} = 4V$

Board losses are de-embedded, such that the reported results are for the IC package terminals


Gain versus Frequency in Temperature



Input Return Losses versus Frequency  
In Temperature



Output Return Losses versus Frequency  
In Temperature




## Typical Board Measurements – RX Mode

$SW = +20V$ ,  $V_{d12} = 25V$ ,  $V_{g12} = -5V$  in order to get  $I_{d12} = 0mA$


$V_{g1d} & V_{d1d} & V_{g2d} & V_{d2d} = 0V$ ,  $V_{g1L} = V_{dL} = 4V$

Board losses are de-embedded, such that the reported results are for the IC package terminals


**Output Power at 1dB compression versus Frequency in Temperature**



**Noise Figure versus Frequency in Temperature**



### Package outline <sup>(1)</sup>



Matte tin, Lead Free	(Green)	1- GND <sup>(2)</sup>	11- GND <sup>(2)</sup>	21- Vg12
Units :	mm	2- Nc	12- GND <sup>(2)</sup>	22- Vd12
From the standard :	JEDEC MO-220 (VGGD)	3- SW 4- GND <sup>(2)</sup> 5- Vg1L 6- VdL	13- Input TX 14- GND <sup>(2)</sup> 15- Vg1d 16- Vd1d	23- GND <sup>(2)</sup> 24- Nc 25- GND <sup>(2)</sup> 26- GND <sup>(2)</sup>
29-	GND	7- GND <sup>(2)</sup> 8- Nc 9- GND <sup>(2)</sup> 10- Output RX	17- Vg2d 18- Vd2d 19- GND <sup>(2)</sup> 20- GND <sup>(2)</sup>	27- Common 28- GND <sup>(2)</sup>


<sup>(1)</sup> The package outline drawing included to this document is given for indication. Refer to the application note AN0017 (<https://www.ums-rf.com>) for exact package dimensions.

<sup>(2)</sup> It is strongly recommended to ground all pins marked "GND" through the PCB board. Ensure that the PCB board is designed to provide the best possible ground to the package.

## Evaluation board

Compatible with the proposed footprint.

- Based on typically Ro4003 / 8mils or equivalent.
- Using a micro-strip to coplanar transition to access the package.
- Recommended for the implementation of this product on a module board.
- Decoupling capacitors:  $100\text{pF} \pm 5\%$ ,  $10\text{nF} \pm 10\%$  and  $1\mu\text{F} \pm 10\%$  are recommended for all DC accesses.
- See application note AN0017 for details.



Note: All board measurements are performed using shielded cables, even for DC bias, to ensure safe operation.

**ESD Notes**


ESD – Human Body Model (HBM)  
Class 1A / 250 volts to < 500 volts <sup>(1)</sup> <sup>(2)</sup>

ESD – Machine Model (MM)  
Class M1 / < 100 volts <sup>(1)</sup>  
Class M2 / 100 volts up to 200 volts <sup>(2)</sup>


<sup>(1)</sup> from pin #22 ( $V_{d12}$ ) ESDA / JEDEC JESD22-A114

<sup>(2)</sup> from pin #10 (Output\_RX) ESDA / JEDEC JESD22-A115

The DC connections do not include any decoupling capacitor in package, therefore it is mandatory to provide a good external DC decoupling (100pF mandatory and 10nF & 1μF if possible) on the PC board, as close as possible to the package.



**HPA DC Schematic**

$V_{g12} \# -3.1V$ ,  $V_{d12} = 25V$ ,  $I_{d12} = 40mA$

**Switch DC Schematic**

TX mode: SW = 0V

RX mode: SW = +20V

**LNA DC Schematic**
 $V_{g1L} = 4V, V_{dL} = 4V, I_{dL} = 60mA$ 
**Driver DC Schematic**
 $V_{d1d} = V_{d2d} = 4V, V_{g1d} = V_{g2d} = 4V, I_{dd} = 130mA$

## Recommended package footprint

Refer to the application note AN0017 available at <https://www.ums-rf.com> for package footprint recommendations.

## SMD mounting procedure

For the mounting process standard techniques involving solder paste and a suitable reflow process can be used. For further details, see application note AN0017 at <https://www.ums-rf.com>.

## Recommended environmental management

UMS products are compliant with the regulation in particular with the directives RoHS N°2011/65 and REACh N°1907/2006. More environmental data are available in the application note AN0019 also available at <https://www.ums-rf.com>.

## Recommended ESD management

Refer to the application note AN0020 available at <https://www.ums-rf.com> for ESD sensitivity and handling recommendations for the UMS package products.

## Ordering Information

QFN 4x5 package:

CHC6054-QQA/XY

Stick: XY = 20

Tape & reel: XY = 21

Information furnished is believed to be accurate and reliable. However **United Monolithic Semiconductors S.A.S.** assumes no responsibility for the consequences of use of such information nor for any infringement of patents or other rights of third parties which may result from its use. No license is granted by implication or otherwise under any patent or patent rights of **United Monolithic Semiconductors S.A.S.**. Specifications mentioned in this publication are subject to change without notice. This publication supersedes and replaces all information previously supplied. **United Monolithic Semiconductors S.A.S.** products are not authorised for use as critical components in life support devices or systems without express written approval from **United Monolithic Semiconductors S.A.S.**.